

Track 1 : Logic Design

Advanced Logic Design with Verilog

ASIC / FPGA Design with VHDL

Verification with System Verilog

Timing Analysis

Project: Design of a SISC or similar

